ich777/CoreFreq
1
0
Fork 0
mirror of https://github.com/cyring/CoreFreq.git synced 2025-07-23 12:13:07 +02:00
Code Issues Packages Projects Releases Wiki Activity

[Family 18h] Hygon C86 7375

Browse Source 
[AMD] Fixed some typos
This commit is contained in:
CyrIng
2024-06-24 19:54:25 +02:00
parent 927ae0b9dd
commit f7b0eacbd5
2 changed files with 11 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
x86_64/amd_reg.h
View File

@@ -469,7 +469,7 @@ typedef union
unsigned long long /* MSR 0xC001_00[68:64] P-State [4:0] */
CpuFid : 6-0, /* Core Frequency ID. RW: Value <= 2Fh */
CpuDid : 9-6, /* Core Divisor ID. RW: 0h-4h divide by 1-16 */
CpuVid : 16-9, /* Core Voltage ID. RW */
CpuVid : 16-9, /* Core Voltage ID. RW */
Reserved1 : 22-16,
NbDid : 23-22, /* Northbridge Divisor ID. RW: 0-1 => 0-2 */
Reserved2 : 25-23,
@@ -484,7 +484,7 @@ typedef union
unsigned long long /* MSR 0xC001_00[6B:64] P-State [7:0] */
CpuDid : 4-0, /* Core Divisor ID. RW */
CpuFid : 9-4, /* Core Frequency ID. RW */
CpuVid : 16-9, /* Core Voltage ID. RW */
CpuVid : 16-9, /* Core Voltage ID. RW */
Reserved1 : 32-16,
IddValue : 40-32, /* Current value field. RW */
IddDiv : 42-40, /* Current divisor field. RW */
@@ -496,7 +496,7 @@ typedef union
unsigned long long /* MSR 0xC001_00[6B:64] P-State [7:0] */
CpuDidLSD : 4-0, /* Core Divisor ID least significant digit.RW*/
CpuDidMSD : 9-4, /* Core Divisor ID most significant digit. RW*/
CpuVid : 16-9, /* Core Voltage ID. RW */
CpuVid : 16-9, /* Core Voltage ID. RW */
Reserved1 : 32-16,
IddValue : 40-32, /* Current value field. RW */
IddDiv : 42-40, /* Current divisor field. RW */
@@ -508,7 +508,7 @@ typedef union
unsigned long long /* MSR 0xC001_00[6B:64] P-state [7:0] */
CpuFid : 6-0, /* Core Frequency ID. RW */
CpuDid : 9-6, /* Core Divisor ID. RW:0h-4h divide by 1-16 */
CpuVid : 16-9, /* Core Voltage ID. RW */
CpuVid : 16-9, /* Core Voltage ID. RW */
CpuVid_bit : 17-16,
Reserved1 : 22-17,
NbPstate : 23-22, /* Northbrige MSR 0xC001_0071[NbPstateDis] */
@@ -522,8 +522,8 @@ typedef union
{
unsigned long long /* MSR 0xC001_0064 [P-state [7:0]] */
CpuFid : 8-0, /* Core Frequency ID. RW: FFh-10h <Value>*25 */
CpuDfsId : 14-8, /* Core Divisor ID. RW */
CpuVid : 22-14, /* Core Voltage ID. RW */
CpuDfsId : 14-8, /* Core Divisor ID. RW */
CpuVid : 22-14, /* Core Voltage ID. RW */
IddValue : 30-22, /* Current Dissipation in amps. RW */
IddDiv : 32-30, /* Current Dissipation Divisor. RW */
Reserved : 63-32,
@@ -552,7 +552,7 @@ typedef union
CpuFid : 8-0, /* RO: Current Core Frequency ID */
CpuDfsId : 14-8, /* RO: Current Core DID */
CpuVid : 22-14, /* RO: Current Core VID */
CurHwPstate : 25-22, /* RO: Cuurent hardware P-state */
CurHwPstate : 25-22, /* RO: Current hardware P-state */
Reserved : 64-63;
};
} HW_PSTATE_STATUS;

5
x86_64/corefreqk.h
View File

@@ -2034,7 +2034,10 @@ static void InitTimer_AMD_Zen4_RPL(unsigned int cpu) ;
"Hygon C86 XXXX NN-core Processor"
7285(32),7280(64),7265(24),
5285(16),
3285( 8),3280( 8),3230( 4), */
3285( 8),3280( 8),3230( 4),
[Family 18h] 9F_02h
Stepping 2
"Hygon C86 7375" */
#define _Hygon_Family_18h \
{.ExtFamily=0x9, .Family=0xF, .ExtModel=0x0, .Model=0x0}