ich777/CoreFreq
1
0
Fork 0
mirror of https://github.com/cyring/CoreFreq.git synced 2025-07-23 12:13:07 +02:00
Code Issues Packages Projects Releases Wiki Activity

[AMD][Zen5] Mitigation mechanisms and Features bits

Browse Source 
`SBPB`,
`SRSO_NO`,
`SRSO_USR_KNL_NO`,
`ERMSB`,
`FSRS`,
`FSRC_CMPSB`,
`PREFETCHI`
This commit is contained in:
CyrIng
2024-10-20 15:36:32 +02:00
parent 722bc2ba7b
commit e43ea906ad
10 changed files with 109 additions and 32 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
README.md
View File

@@ -662,6 +662,7 @@ parm: Mech_IBRS:Mitigation Mechanism IBRS (short)
parm: Mech_STIBP:Mitigation Mechanism STIBP (short)
parm: Mech_SSBD:Mitigation Mechanism SSBD (short)
parm: Mech_IBPB:Mitigation Mechanism IBPB (short)
parm: Mech_SBPB:Mitigation Mechanism SBPB (short)
parm: Mech_L1D_FLUSH:Mitigation Mechanism Cache L1D Flush (short)
parm: Mech_PSFD:Mitigation Mechanism PSFD (short)
parm: Mech_BTC_NOBR:Mitigation Mechanism BTC-NOBR (short)