mirror of
https://github.com/tbsdtv/linux_media.git
synced 2025-07-23 04:33:26 +02:00
0499220d6d
DT properties which can have multiple entries need to specify what the entries are and define how many entries there can be. In the case of only a single entry, just 'maxItems: 1' is sufficient. Add the missing entry constraints. These were found with a modified meta-schema. Unfortunately, there are a few cases where the size constraints are not defined such as common bindings, so the meta-schema can't be part of the normal checks. Cc: Jens Axboe <axboe@kernel.dk> Cc: Stephen Boyd <sboyd@kernel.org> Cc: Thierry Reding <thierry.reding@gmail.com> Cc: MyungJoo Ham <myungjoo.ham@samsung.com> Cc: Chanwoo Choi <cw00.choi@samsung.com> Cc: Linus Walleij <linus.walleij@linaro.org> Cc: Bartosz Golaszewski <bgolaszewski@baylibre.com> Cc: Jonathan Cameron <jic23@kernel.org> Cc: Dmitry Torokhov <dmitry.torokhov@gmail.com> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Marc Zyngier <maz@kernel.org> Cc: Mauro Carvalho Chehab <mchehab@kernel.org> Cc: Chen-Yu Tsai <wens@csie.org> Cc: Ulf Hansson <ulf.hansson@linaro.org> Cc: "David S. Miller" <davem@davemloft.net> Cc: Jakub Kicinski <kuba@kernel.org> Cc: Sebastian Reichel <sre@kernel.org> Cc: Ohad Ben-Cohen <ohad@wizery.com> Cc: Bjorn Andersson <bjorn.andersson@linaro.org> Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Acked-by: Sebastian Reichel <sre@kernel.org> Acked-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> #for-iio Acked-by: Chanwoo Choi <cw00.choi@samsung.com> Reviewed-by: Suman Anna <s-anna@ti.com> Acked-by: Paul Cercueil <paul@crapouillou.net> Acked-by: Dmitry Torokhov <dmitry.torokhov@gmail.com> Acked-by: Bartosz Golaszewski <bgolaszewski@baylibre.com> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Link: https://lore.kernel.org/r/20210104230253.2805217-1-robh@kernel.org Signed-off-by: Rob Herring <robh@kernel.org>
103 lines
2.6 KiB
YAML
103 lines
2.6 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/arm/socionext/socionext,uniphier-system-cache.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: UniPhier outer cache controller
|
|
|
|
description: |
|
|
UniPhier ARM 32-bit SoCs are integrated with a full-custom outer cache
|
|
controller system. All of them have a level 2 cache controller, and some
|
|
have a level 3 cache controller as well.
|
|
|
|
maintainers:
|
|
- Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: socionext,uniphier-system-cache
|
|
|
|
reg:
|
|
description: |
|
|
should contain 3 regions: control register, revision register,
|
|
operation register, in this order.
|
|
minItems: 3
|
|
maxItems: 3
|
|
|
|
interrupts:
|
|
description: |
|
|
Interrupts can be used to notify the completion of cache operations.
|
|
The number of interrupts should match to the number of CPU cores.
|
|
The specified interrupts correspond to CPU0, CPU1, ... in this order.
|
|
minItems: 1
|
|
maxItems: 4
|
|
|
|
cache-unified: true
|
|
|
|
cache-size: true
|
|
|
|
cache-sets: true
|
|
|
|
cache-line-size: true
|
|
|
|
cache-level:
|
|
minimum: 2
|
|
maximum: 3
|
|
|
|
next-level-cache: true
|
|
|
|
allOf:
|
|
- $ref: /schemas/cache-controller.yaml#
|
|
|
|
additionalProperties: false
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- cache-unified
|
|
- cache-size
|
|
- cache-sets
|
|
- cache-line-size
|
|
- cache-level
|
|
|
|
examples:
|
|
- |
|
|
// System with L2.
|
|
cache-controller@500c0000 {
|
|
compatible = "socionext,uniphier-system-cache";
|
|
reg = <0x500c0000 0x2000>, <0x503c0100 0x4>, <0x506c0000 0x400>;
|
|
interrupts = <0 174 4>, <0 175 4>, <0 190 4>, <0 191 4>;
|
|
cache-unified;
|
|
cache-size = <0x140000>;
|
|
cache-sets = <512>;
|
|
cache-line-size = <128>;
|
|
cache-level = <2>;
|
|
};
|
|
- |
|
|
// System with L2 and L3.
|
|
// L2 should specify the next level cache by 'next-level-cache'.
|
|
l2: cache-controller@500c0000 {
|
|
compatible = "socionext,uniphier-system-cache";
|
|
reg = <0x500c0000 0x2000>, <0x503c0100 0x8>, <0x506c0000 0x400>;
|
|
interrupts = <0 190 4>, <0 191 4>;
|
|
cache-unified;
|
|
cache-size = <0x200000>;
|
|
cache-sets = <512>;
|
|
cache-line-size = <128>;
|
|
cache-level = <2>;
|
|
next-level-cache = <&l3>;
|
|
};
|
|
|
|
l3: cache-controller@500c8000 {
|
|
compatible = "socionext,uniphier-system-cache";
|
|
reg = <0x500c8000 0x2000>, <0x503c8100 0x8>, <0x506c8000 0x400>;
|
|
interrupts = <0 174 4>, <0 175 4>;
|
|
cache-unified;
|
|
cache-size = <0x200000>;
|
|
cache-sets = <512>;
|
|
cache-line-size = <256>;
|
|
cache-level = <3>;
|
|
};
|