mirror of
https://github.com/tbsdtv/linux_media.git
synced 2025-07-22 20:30:58 +02:00
a3905af5be
Pull OpenRISC updates from Stafford Horne: - Update for Litex SoC controller to support wider width registers as well as reset. - Refactor SMP code to use device tree to define possible cpus. - Update build including generating vmlinux.bin * tag 'for-linus' of git://github.com/openrisc/linux: openrisc: Use devicetree to determine present cpus drivers/soc/litex: Add restart handler openrisc: add arch/openrisc/Kbuild drivers/soc/litex: make 'litex_[set|get]_reg()' methods private drivers/soc/litex: support 32-bit subregisters, 64-bit CPUs drivers/soc/litex: s/LITEX_REG_SIZE/LITEX_SUBREG_ALIGN/g drivers/soc/litex: separate MMIO from subregister offset calculation drivers/soc/litex: move generic accessors to litex.h openrisc: restart: Call common handlers before hanging openrisc: Add vmlinux.bin target
33 lines
870 B
Plaintext
33 lines
870 B
Plaintext
# SPDX-License_Identifier: GPL-2.0
|
|
|
|
menu "Enable LiteX SoC Builder specific drivers"
|
|
|
|
config LITEX
|
|
bool
|
|
|
|
config LITEX_SOC_CONTROLLER
|
|
tristate "Enable LiteX SoC Controller driver"
|
|
depends on OF || COMPILE_TEST
|
|
depends on HAS_IOMEM
|
|
select LITEX
|
|
help
|
|
This option enables the SoC Controller Driver which verifies
|
|
LiteX CSR access and provides common litex_[read|write]*
|
|
accessors.
|
|
All drivers that use functions from litex.h must depend on
|
|
LITEX.
|
|
|
|
config LITEX_SUBREG_SIZE
|
|
int "Size of a LiteX CSR subregister, in bytes"
|
|
depends on LITEX
|
|
range 1 4
|
|
default 4
|
|
help
|
|
LiteX MMIO registers (referred to as Configuration and Status
|
|
registers, or CSRs) are spread across adjacent 8- or 32-bit
|
|
subregisters, located at 32-bit aligned MMIO addresses. Use
|
|
this to select the appropriate size (1 or 4 bytes) matching
|
|
your particular LiteX build.
|
|
|
|
endmenu
|