mirror of
https://github.com/tbsdtv/linux_media.git
synced 2025-07-23 04:33:26 +02:00
8ee0b41898
This patch facilitates the existing fp-reserved words for placement of the first extension's context header on the user's sigframe. A context header consists of a distinct magic word and the size, including the header itself, of an extension on the stack. Then, the frame is followed by the context of that extension, and then a header + context body for another extension if exists. If there is no more extension to come, then the frame must be ended with a null context header. A special case is rv64gc, where the kernel support no extensions requiring to expose additional regfile to the user. In such case the kernel would place the null context header right after the first reserved word of __riscv_q_ext_state when saving sigframe. And the kernel would check if all reserved words are zeros when a signal handler returns. __riscv_q_ext_state---->| |<-__riscv_extra_ext_header ~ ~ .reserved[0]--->|0 |<- .reserved <-------|magic |<- .hdr | |size |_______ end of sc_fpregs | |ext-bdy| | ~ ~ +)size ------->|magic |<- another context header |size | |ext-bdy| ~ ~ |magic:0|<- null context header |size:0 | The vector registers will be saved in datap pointer. The datap pointer will be allocated dynamically when the task needs in kernel space. On the other hand, datap pointer on the sigframe will be set right after the __riscv_v_ext_state data structure. Co-developed-by: Vincent Chen <vincent.chen@sifive.com> Signed-off-by: Vincent Chen <vincent.chen@sifive.com> Signed-off-by: Greentime Hu <greentime.hu@sifive.com> Suggested-by: Vineet Gupta <vineetg@rivosinc.com> Suggested-by: Richard Henderson <richard.henderson@linaro.org> Co-developed-by: Andy Chiu <andy.chiu@sifive.com> Signed-off-by: Andy Chiu <andy.chiu@sifive.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Acked-by: Heiko Stuebner <heiko.stuebner@vrull.eu> Tested-by: Heiko Stuebner <heiko.stuebner@vrull.eu> Link: https://lore.kernel.org/r/20230605110724.21391-15-andy.chiu@sifive.com Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
122 lines
2.5 KiB
C
122 lines
2.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only WITH Linux-syscall-note */
|
|
/*
|
|
* Copyright (C) 2012 Regents of the University of California
|
|
*/
|
|
|
|
#ifndef _UAPI_ASM_RISCV_PTRACE_H
|
|
#define _UAPI_ASM_RISCV_PTRACE_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#include <linux/types.h>
|
|
|
|
/*
|
|
* User-mode register state for core dumps, ptrace, sigcontext
|
|
*
|
|
* This decouples struct pt_regs from the userspace ABI.
|
|
* struct user_regs_struct must form a prefix of struct pt_regs.
|
|
*/
|
|
struct user_regs_struct {
|
|
unsigned long pc;
|
|
unsigned long ra;
|
|
unsigned long sp;
|
|
unsigned long gp;
|
|
unsigned long tp;
|
|
unsigned long t0;
|
|
unsigned long t1;
|
|
unsigned long t2;
|
|
unsigned long s0;
|
|
unsigned long s1;
|
|
unsigned long a0;
|
|
unsigned long a1;
|
|
unsigned long a2;
|
|
unsigned long a3;
|
|
unsigned long a4;
|
|
unsigned long a5;
|
|
unsigned long a6;
|
|
unsigned long a7;
|
|
unsigned long s2;
|
|
unsigned long s3;
|
|
unsigned long s4;
|
|
unsigned long s5;
|
|
unsigned long s6;
|
|
unsigned long s7;
|
|
unsigned long s8;
|
|
unsigned long s9;
|
|
unsigned long s10;
|
|
unsigned long s11;
|
|
unsigned long t3;
|
|
unsigned long t4;
|
|
unsigned long t5;
|
|
unsigned long t6;
|
|
};
|
|
|
|
struct __riscv_f_ext_state {
|
|
__u32 f[32];
|
|
__u32 fcsr;
|
|
};
|
|
|
|
struct __riscv_d_ext_state {
|
|
__u64 f[32];
|
|
__u32 fcsr;
|
|
};
|
|
|
|
struct __riscv_q_ext_state {
|
|
__u64 f[64] __attribute__((aligned(16)));
|
|
__u32 fcsr;
|
|
/*
|
|
* Reserved for expansion of sigcontext structure. Currently zeroed
|
|
* upon signal, and must be zero upon sigreturn.
|
|
*/
|
|
__u32 reserved[3];
|
|
};
|
|
|
|
struct __riscv_ctx_hdr {
|
|
__u32 magic;
|
|
__u32 size;
|
|
};
|
|
|
|
struct __riscv_extra_ext_header {
|
|
__u32 __padding[129] __attribute__((aligned(16)));
|
|
/*
|
|
* Reserved for expansion of sigcontext structure. Currently zeroed
|
|
* upon signal, and must be zero upon sigreturn.
|
|
*/
|
|
__u32 reserved;
|
|
struct __riscv_ctx_hdr hdr;
|
|
};
|
|
|
|
union __riscv_fp_state {
|
|
struct __riscv_f_ext_state f;
|
|
struct __riscv_d_ext_state d;
|
|
struct __riscv_q_ext_state q;
|
|
};
|
|
|
|
struct __riscv_v_ext_state {
|
|
unsigned long vstart;
|
|
unsigned long vl;
|
|
unsigned long vtype;
|
|
unsigned long vcsr;
|
|
void *datap;
|
|
/*
|
|
* In signal handler, datap will be set a correct user stack offset
|
|
* and vector registers will be copied to the address of datap
|
|
* pointer.
|
|
*
|
|
* In ptrace syscall, datap will be set to zero and the vector
|
|
* registers will be copied to the address right after this
|
|
* structure.
|
|
*/
|
|
};
|
|
|
|
/*
|
|
* According to spec: The number of bits in a single vector register,
|
|
* VLEN >= ELEN, which must be a power of 2, and must be no greater than
|
|
* 2^16 = 65536bits = 8192bytes
|
|
*/
|
|
#define RISCV_MAX_VLENB (8192)
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#endif /* _UAPI_ASM_RISCV_PTRACE_H */
|