Merge tag 'linux-watchdog-5.12-rc1' of git://www.linux-watchdog.org/linux-watchdog

Pull watchdog updates from Wim Van Sebroeck:
 "New drivers:
   - Intel Keembay Soc

  New chip versions:
   - sun4i: Add H616 compatible string
   - mt8192 wdt support
   - more Rockchip compatibles to snps,dw-wdt.yaml
   - binding for Qcom SDX55
   - r8a779a0 (V3U) support

  Removed drivers:
   - sirf prima watchdog driver
   - sirf atlas watchdog driver
   - zte zx watchdog driver
   - tango watchdog driver
   - coh901 watchdog driver

  And several fixes and clean-ups"

* tag 'linux-watchdog-5.12-rc1' of git://www.linux-watchdog.org/linux-watchdog: (24 commits)
  watchdog: qcom: Remove incorrect usage of QCOM_WDT_ENABLE_IRQ
  watchdog: mei_wdt: request stop on unregister
  dt-bindings: watchdog: Add binding for Qcom SDX55
  watchdog: remove coh901 driver
  watchdog: remove tango driver
  watchdog: remove zte zx driver
  watchdog: remove sirf atlas driver
  watchdog: remove sirf prima driver
  watchdog: mt8192: add wdt support
  dt-binding: mt8192: add toprgu reset-controller head file
  dt-binding: mediatek: mt8192: update mtk-wdt document
  dt-binding: mediatek: watchdog: fix the description of compatible
  dt-binding: watchdog: add more Rockchip compatibles to snps,dw-wdt.yaml
  dt-bindings: watchdog: sun4i: Add H616 compatible string
  watchdog: mtk_wdt: Remove mtk_wdt_stop() in probe() to prevent the system freeze and it doesn't reboot by watchdog problem
  watchdog: renesas_wdt: add grace period before rebooting
  watchdog: stop wdd when watchdog hw running in reboot_notifier
  watchdog: ziirave_wdt: remove unused including <linux/version.h>
  dt-bindings: watchdog: renesas,wdt: add r8a779a0 (V3U) support
  watchdog: renesas_wdt: don't sleep in atomic context
  ...
This commit is contained in:
Linus Torvalds
2021-02-22 09:07:51 -08:00
26 changed files with 456 additions and 1512 deletions

View File

@@ -0,0 +1,30 @@
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (c) 2020 MediaTek Inc.
* Author: Yong Liang <yong.liang@mediatek.com>
*/
#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8192
#define _DT_BINDINGS_RESET_CONTROLLER_MT8192
#define MT8192_TOPRGU_MM_SW_RST 1
#define MT8192_TOPRGU_MFG_SW_RST 2
#define MT8192_TOPRGU_VENC_SW_RST 3
#define MT8192_TOPRGU_VDEC_SW_RST 4
#define MT8192_TOPRGU_IMG_SW_RST 5
#define MT8192_TOPRGU_MD_SW_RST 7
#define MT8192_TOPRGU_CONN_SW_RST 9
#define MT8192_TOPRGU_CONN_MCU_SW_RST 12
#define MT8192_TOPRGU_IPU0_SW_RST 14
#define MT8192_TOPRGU_IPU1_SW_RST 15
#define MT8192_TOPRGU_AUDIO_SW_RST 17
#define MT8192_TOPRGU_CAMSYS_SW_RST 18
#define MT8192_TOPRGU_MJC_SW_RST 19
#define MT8192_TOPRGU_C2K_S2_SW_RST 20
#define MT8192_TOPRGU_C2K_SW_RST 21
#define MT8192_TOPRGU_PERI_SW_RST 22
#define MT8192_TOPRGU_PERI_AO_SW_RST 23
#define MT8192_TOPRGU_SW_RST_NUM 23
#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8192 */