mirror of
https://github.com/tbsdtv/linux_media.git
synced 2025-07-23 12:43:29 +02:00
dt-bindings: clock: Add Qcom SM8450 GPUCC
Add device tree bindings for the graphics clock controller on Qualcomm Technology Inc's SM8450 SoCs. Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230517-topic-waipio-gpucc-v1-1-4f40e282af1d@linaro.org
This commit is contained in:
committed by
Bjorn Andersson
parent
ac9a78681b
commit
63f4e4b6f5
48
include/dt-bindings/clock/qcom,sm8450-gpucc.h
Normal file
48
include/dt-bindings/clock/qcom,sm8450-gpucc.h
Normal file
@@ -0,0 +1,48 @@
|
||||
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
||||
/*
|
||||
* Copyright (c) 2020, The Linux Foundation. All rights reserved.
|
||||
* Copyright (c) 2023, Linaro Limited
|
||||
*/
|
||||
|
||||
#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8450_H
|
||||
#define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8450_H
|
||||
|
||||
/* Clocks */
|
||||
#define GPU_CC_AHB_CLK 0
|
||||
#define GPU_CC_CRC_AHB_CLK 1
|
||||
#define GPU_CC_CX_APB_CLK 2
|
||||
#define GPU_CC_CX_FF_CLK 3
|
||||
#define GPU_CC_CX_GMU_CLK 4
|
||||
#define GPU_CC_CX_SNOC_DVM_CLK 5
|
||||
#define GPU_CC_CXO_AON_CLK 6
|
||||
#define GPU_CC_CXO_CLK 7
|
||||
#define GPU_CC_DEMET_CLK 8
|
||||
#define GPU_CC_DEMET_DIV_CLK_SRC 9
|
||||
#define GPU_CC_FF_CLK_SRC 10
|
||||
#define GPU_CC_FREQ_MEASURE_CLK 11
|
||||
#define GPU_CC_GMU_CLK_SRC 12
|
||||
#define GPU_CC_GX_FF_CLK 13
|
||||
#define GPU_CC_GX_GFX3D_CLK 14
|
||||
#define GPU_CC_GX_GFX3D_RDVM_CLK 15
|
||||
#define GPU_CC_GX_GMU_CLK 16
|
||||
#define GPU_CC_GX_VSENSE_CLK 17
|
||||
#define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 18
|
||||
#define GPU_CC_HUB_AHB_DIV_CLK_SRC 19
|
||||
#define GPU_CC_HUB_AON_CLK 20
|
||||
#define GPU_CC_HUB_CLK_SRC 21
|
||||
#define GPU_CC_HUB_CX_INT_CLK 22
|
||||
#define GPU_CC_HUB_CX_INT_DIV_CLK_SRC 23
|
||||
#define GPU_CC_MEMNOC_GFX_CLK 24
|
||||
#define GPU_CC_MND1X_0_GFX3D_CLK 25
|
||||
#define GPU_CC_MND1X_1_GFX3D_CLK 26
|
||||
#define GPU_CC_PLL0 27
|
||||
#define GPU_CC_PLL1 28
|
||||
#define GPU_CC_SLEEP_CLK 29
|
||||
#define GPU_CC_XO_CLK_SRC 30
|
||||
#define GPU_CC_XO_DIV_CLK_SRC 31
|
||||
|
||||
/* GDSCs */
|
||||
#define GPU_GX_GDSC 0
|
||||
#define GPU_CX_GDSC 1
|
||||
|
||||
#endif
|
20
include/dt-bindings/reset/qcom,sm8450-gpucc.h
Normal file
20
include/dt-bindings/reset/qcom,sm8450-gpucc.h
Normal file
@@ -0,0 +1,20 @@
|
||||
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
||||
/*
|
||||
* Copyright (c) 2019, The Linux Foundation. All rights reserved.
|
||||
* Copyright (c) 2023, Linaro Limited
|
||||
*/
|
||||
|
||||
#ifndef _DT_BINDINGS_RESET_QCOM_GPU_CC_SM8450_H
|
||||
#define _DT_BINDINGS_RESET_QCOM_GPU_CC_SM8450_H
|
||||
|
||||
#define GPUCC_GPU_CC_ACD_BCR 0
|
||||
#define GPUCC_GPU_CC_CX_BCR 1
|
||||
#define GPUCC_GPU_CC_FAST_HUB_BCR 2
|
||||
#define GPUCC_GPU_CC_FF_BCR 3
|
||||
#define GPUCC_GPU_CC_GFX3D_AON_BCR 4
|
||||
#define GPUCC_GPU_CC_GMU_BCR 5
|
||||
#define GPUCC_GPU_CC_GX_BCR 6
|
||||
#define GPUCC_GPU_CC_XO_BCR 7
|
||||
#define GPUCC_GPU_CC_GX_ACD_IROOT_BCR 8
|
||||
|
||||
#endif
|
Reference in New Issue
Block a user