ich777/linux_media
1
0
Fork 0
mirror of https://github.com/tbsdtv/linux_media.git synced 2025-07-23 12:43:29 +02:00
Code Issues Packages Projects Releases Wiki Activity

clk: aspeed: Fix APLL calculate formula from ast2600-A2

Browse Source 
Starting from A2, the A-PLL calculation has changed. Use the
existing formula for A0/A1 and the new formula for A2 onwards.

Fixes: d3d04f6c33 ("clk: Add support for AST2600 SoC")
Signed-off-by: Ryan Chen <ryan_chen@aspeedtech.com>
Link: https://lore.kernel.org/r/20210119061715.6043-1-ryan_chen@aspeedtech.com
Reviewed-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
Ryan Chen
2021-01-19 14:17:15 +08:00
committed by Stephen Boyd
parent 5c8fe583cc
commit 6286ce1e3e
1 changed files with 27 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

37
drivers/clk/clk-ast2600.c
View File

@@ -17,7 +17,8 @@
#define ASPEED_G6_NUM_CLKS 71 #define ASPEED_G6_NUM_CLKS 71
#define ASPEED_G6_SILICON_REV 0x004 #define ASPEED_G6_SILICON_REV 0x014
#define CHIP_REVISION_ID GENMASK(23, 16)
#define ASPEED_G6_RESET_CTRL 0x040 #define ASPEED_G6_RESET_CTRL 0x040
#define ASPEED_G6_RESET_CTRL2 0x050 #define ASPEED_G6_RESET_CTRL2 0x050
@@ -190,18 +191,34 @@ static struct clk_hw *ast2600_calc_pll(const char *name, u32 val)
static struct clk_hw *ast2600_calc_apll(const char *name, u32 val) static struct clk_hw *ast2600_calc_apll(const char *name, u32 val)
{ {
unsigned int mult, div; unsigned int mult, div;
u32 chip_id = readl(scu_g6_base + ASPEED_G6_SILICON_REV);
if (val & BIT(20)) { if (((chip_id & CHIP_REVISION_ID) >> 16) >= 2) {
/* Pass through mode */ if (val & BIT(24)) {
mult = div = 1; /* Pass through mode */
mult = div = 1;
} else {
/* F = 25Mhz * [(m + 1) / (n + 1)] / (p + 1) */
u32 m = val & 0x1fff;
u32 n = (val >> 13) & 0x3f;
u32 p = (val >> 19) & 0xf;
mult = (m + 1);
div = (n + 1) * (p + 1);
}
} else { } else {
/* F = 25Mhz * (2-od) * [(m + 2) / (n + 1)] */ if (val & BIT(20)) {
u32 m = (val >> 5) & 0x3f; /* Pass through mode */
u32 od = (val >> 4) & 0x1; mult = div = 1;
u32 n = val & 0xf; } else {
/* F = 25Mhz * (2-od) * [(m + 2) / (n + 1)] */
u32 m = (val >> 5) & 0x3f;
u32 od = (val >> 4) & 0x1;
u32 n = val & 0xf;
mult = (2 - od) * (m + 2); mult = (2 - od) * (m + 2);
div = n + 1; div = n + 1;
}
} }
return clk_hw_register_fixed_factor(NULL, name, "clkin", 0, return clk_hw_register_fixed_factor(NULL, name, "clkin", 0,
mult, div); mult, div);