ich777/CoreFreq
1
0
Fork 0
mirror of https://github.com/cyring/CoreFreq.git synced 2025-07-23 20:20:40 +02:00
Code Issues Packages Projects Releases Wiki Activity

ClockSource: TSC udelay() asm implementation builtin as a default

Browse Source
This commit is contained in:
CyrIng
2022-08-30 10:08:06 +00:00
parent d91fa65c56
commit 5dc3b62b58
2 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
Makefile
View File

@@ -13,6 +13,7 @@ TASK_ORDER = 5
MAX_FREQ_HZ ?= 6575000000 MAX_FREQ_HZ ?= 6575000000
MSR_CORE_PERF_UCC ?= MSR_IA32_APERF MSR_CORE_PERF_UCC ?= MSR_IA32_APERF
MSR_CORE_PERF_URC ?= MSR_IA32_MPERF MSR_CORE_PERF_URC ?= MSR_IA32_MPERF
DELAY_TSC ?= 1
ARCH_PMC ?= ARCH_PMC ?=
obj-m := corefreqk.o obj-m := corefreqk.o

2
corefreqk.c
View File

@@ -1217,7 +1217,7 @@ void Compute_Interval(void)
#define COMPUTE_LPJ(BCLK_Hz, COF) ( (BCLK_Hz * COF) / HZ ) #define COMPUTE_LPJ(BCLK_Hz, COF) ( (BCLK_Hz * COF) / HZ )
#if defined(DELAY_TSC) && (DELAY_TSC == 1) #if defined(DELAY_TSC) && (DELAY_TSC == 1)
FEAT_MSG("udelay() built with TSC implementation") /* udelay() built with TSC implementation */
#define CLOCK_TSC( CYCLES, _TIMER, CTR ) \ #define CLOCK_TSC( CYCLES, _TIMER, CTR ) \
({ \ ({ \
__asm__ volatile \ __asm__ volatile \