ich777/CoreFreq
1
0
Fork 0
mirror of https://github.com/cyring/CoreFreq.git synced 2025-07-23 12:13:07 +02:00
Code Issues Packages Projects Releases Wiki Activity

[aarch64] Set the UI comment for PMULL instruction

Browse Source
This commit is contained in:
CyrIng
2025-06-16 18:36:26 +02:00
parent dd9886812e
commit 40a47f225a
5 changed files with 11 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
aarch64/corefreq-cli-rsc-en.h
View File

@@ -906,6 +906,7 @@
#define RSC_ISA_PAUTH2_COMM_CODE_EN " Enhanced Pointer Authentication " #define RSC_ISA_PAUTH2_COMM_CODE_EN " Enhanced Pointer Authentication "
#define RSC_ISA_PAUTH_LR_COMM_CODE_EN " Pointer Authentication Link Register " #define RSC_ISA_PAUTH_LR_COMM_CODE_EN " Pointer Authentication Link Register "
#define RSC_ISA_PCDPHINT_COMM_CODE_EN " Producer-Consumer Data Placement Hints " #define RSC_ISA_PCDPHINT_COMM_CODE_EN " Producer-Consumer Data Placement Hints "
#define RSC_ISA_PMULL_COMM_CODE_EN " Multi-vector Polynomial Multiply Long "
#define RSC_ISA_PRFMSLC_COMM_CODE_EN " PRFM instructions support SLC target " #define RSC_ISA_PRFMSLC_COMM_CODE_EN " PRFM instructions support SLC target "
#define RSC_ISA_FPRCVT_COMM_CODE_EN \ #define RSC_ISA_FPRCVT_COMM_CODE_EN \
" Floating-point to/from integer in scalar FP register " " Floating-point to/from integer in scalar FP register "

1
aarch64/corefreq-cli-rsc-fr.h
View File

@@ -573,6 +573,7 @@ do echo -en "$h$l\t""\xc3""\x$h$l""\t"; done; done;echo
#define RSC_ISA_PAUTH2_COMM_CODE_FR RSC_ISA_PAUTH2_COMM_CODE_EN #define RSC_ISA_PAUTH2_COMM_CODE_FR RSC_ISA_PAUTH2_COMM_CODE_EN
#define RSC_ISA_PAUTH_LR_COMM_CODE_FR RSC_ISA_PAUTH_LR_COMM_CODE_EN #define RSC_ISA_PAUTH_LR_COMM_CODE_FR RSC_ISA_PAUTH_LR_COMM_CODE_EN
#define RSC_ISA_PCDPHINT_COMM_CODE_FR RSC_ISA_PCDPHINT_COMM_CODE_EN #define RSC_ISA_PCDPHINT_COMM_CODE_FR RSC_ISA_PCDPHINT_COMM_CODE_EN
#define RSC_ISA_PMULL_COMM_CODE_FR RSC_ISA_PMULL_COMM_CODE_EN
#define RSC_ISA_PRFMSLC_COMM_CODE_FR RSC_ISA_PRFMSLC_COMM_CODE_EN #define RSC_ISA_PRFMSLC_COMM_CODE_FR RSC_ISA_PRFMSLC_COMM_CODE_EN
#define RSC_ISA_FPRCVT_COMM_CODE_FR RSC_ISA_FPRCVT_COMM_CODE_EN #define RSC_ISA_FPRCVT_COMM_CODE_FR RSC_ISA_FPRCVT_COMM_CODE_EN
#define RSC_ISA_FRINTTS_COMM_CODE_FR RSC_ISA_FRINTTS_COMM_CODE_EN #define RSC_ISA_FRINTTS_COMM_CODE_FR RSC_ISA_FRINTTS_COMM_CODE_EN

1
aarch64/corefreq-cli-rsc.c
View File

@@ -759,6 +759,7 @@ RESOURCE_ST Resource[] = {
LDQ(RSC_ISA_AES), LDQ(RSC_ISA_AES),
LDT(RSC_ISA_AES_COMM), LDT(RSC_ISA_AES_COMM),
LDQ(RSC_ISA_PMULL), LDQ(RSC_ISA_PMULL),
LDT(RSC_ISA_PMULL_COMM),
LDQ(RSC_ISA_LSE), LDQ(RSC_ISA_LSE),
LDT(RSC_ISA_LSE_COMM), LDT(RSC_ISA_LSE_COMM),
LDQ(RSC_ISA_LSE128), LDQ(RSC_ISA_LSE128),

1
aarch64/corefreq-cli-rsc.h
View File

@@ -582,6 +582,7 @@ enum {
RSC_ISA_AES, RSC_ISA_AES,
RSC_ISA_AES_COMM, RSC_ISA_AES_COMM,
RSC_ISA_PMULL, RSC_ISA_PMULL,
RSC_ISA_PMULL_COMM,
RSC_ISA_LSE, RSC_ISA_LSE,
RSC_ISA_LSE_COMM, RSC_ISA_LSE_COMM,
RSC_ISA_LSE128, RSC_ISA_LSE128,

14
aarch64/corefreq-cli.c
View File

@@ -2190,6 +2190,13 @@ REASON_CODE SysInfoISA( Window *win,
{ RO(Shm)->Proc.Features.PCDPHINT }, { RO(Shm)->Proc.Features.PCDPHINT },
}, },
/* Row Mark */ /* Row Mark */
{
NULL,
RSC(ISA_PMULL).CODE(), RSC(ISA_PMULL_COMM).CODE(),
{ 0, RO(Shm)->Proc.Features.PMULL },
(unsigned short[])
{ RO(Shm)->Proc.Features.PMULL },
},
{ {
NULL, NULL,
RSC(ISA_PRFMSLC).CODE(), RSC(ISA_PRFMSLC_COMM).CODE(), RSC(ISA_PRFMSLC).CODE(), RSC(ISA_PRFMSLC_COMM).CODE(),
@@ -2197,13 +2204,6 @@ REASON_CODE SysInfoISA( Window *win,
(unsigned short[]) (unsigned short[])
{ RO(Shm)->Proc.Features.PRFMSLC }, { RO(Shm)->Proc.Features.PRFMSLC },
}, },
{
NULL,
RSC(ISA_PMULL).CODE(), RSC(ISA_AES_COMM).CODE(),
{ 0, RO(Shm)->Proc.Features.PMULL },
(unsigned short[])
{ RO(Shm)->Proc.Features.PMULL },
},
{ {
NULL, NULL,
RSC(ISA_RAND).CODE(), RSC(ISA_RAND_COMM).CODE(), RSC(ISA_RAND).CODE(), RSC(ISA_RAND_COMM).CODE(),